Europäisches Patentamt

European Patent Office

Office européen des brevets



EP 1 070 677 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 24.01.2001 Bulletin 2001/04

(51) Int. Cl.⁷: **B81B 7/00**

(11)

(21) Application number: 00107697.5

(22) Date of filing: 10.04.2000

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 23.07.1999 US 359844


(71) Applicant:
Agilent Technologies Inc.
Santa Clara, California 95052-8043 (US)

(72) Inventors:

- Ruby, Richard C.
 Menlo Park, CA. 94025 (US)
- Bell, Tracy E.
 #4 Campbell, CA. 95008 (US)
- Geefay, Frank S.
 Cupertino, CA. 95014 (US)
- Desai, Yogesh M.
 San Jose, CA. 95132 (US)
- (74) Representative: Liesegang, Eva Forrester & Boehmert, Franz-Joseph-Strasse 38 80801 München (DE)

(54) Microcap wafer-level package

(57)A microcap wafer-level package (10) is provided in which a micro device (14) is connected to bonding pads (16, 18) on a base wafer (12). A peripheral pad (20) on the base wafer (12) encompasses the bonding pads (16, 18) and the micro device (14). A cap wafer (24) has gaskets (22, 34, 36) formed thereon using a thick photoresist, semiconductor photolithographic process. Bonding pad gaskets (34, 36) match the perimeters of the bonding pads (16, 18) and a peripheral pad gasket (22) matches the peripheral pad (20) on the base wafer (12). Wells (56, 58) are located inside the perimeters of the bond pad gaskets (34, 36) and are formed to a predetermined depth in the cap wafer (24). The cap wafer (24) is then placed over the base wafer (12) to cold weld bond the gaskets (22, 34, 36) to the pads (16, 18, 20) and form a hermetically sealed volume (25) between the bonding pad gaskets (34, 36) and the peripheral pad gasket (22). The cap wafer (24) is then thinned below the predetermined depth until the wells (56, 58) become through holes (26, 28) that provide access to the bonding pads (16, 18) inside the package (10), but outside the hermetically sealed volume (25), for connecting wires (30, 32) from a micro device utilizing system.



A2

20

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] The present application contains subject matter related to a concurrently filed U.S. Patent Application by Richard C. Ruby, Tracy E. Bell, Frank S. Geefay, and Yogesh M. Desai entitled "MICROCAP WAFER-LEVEL PACKAGE WITH VIAS". This application is being filed contemporaneously herewith, is identified by docket number 10991954-1, and is hereby incorporated by reference.

TECHNICAL FIELD

[0002] The present invention relates to wafer-level packaging techniques, and more specifically to wafer-level, chip-scale packaging of semiconductors.

BACKGROUND ART

[0003] Currently, there are a number of wafer-to-wafer bonding techniques that have been used for packaging semiconductor devices. Techniques used have included silicon-to-glass anodic bonding, silicon-to-silicon fusion bonding, and wafer-to-wafer bonding using intermediate materials as the actual bonding media. Such intermediate materials have included silicon dioxide, and soft metals such as gold, indium, and aluminum, and have been bonded using electrical, thermal 30 and/or compression techniques.

There are various problems with all of these [0004] techniques. The anodic bonding of a glass wafer to a silicon wafer involves the use of high voltages that can be detrimental to the electronic circuits present on the silicon wafer. Similarly, the silicon-to-silicon bonding has to be done at very high voltage and also at a high temperature. Both of these techniques can melt metals with lower melting points than the temperature required to perform the bonding so they can not be used with cer- 40 tain types of semiconductor devices on silicon wafers. Materials such as glass frit involve relatively large bonding areas which results in an increased die size thereby limiting the number of devices that can be fabricated on a given wafer. Further, some of these techniques can not assure reliable hermetic seals of the packaged device.

[0005] One example of such packaging method is shown in U.S. Patent Number 5,448,014 to Kong et al. However, Kong et al. requires multi-layer standoffs to adjust the distance between the two wafers. Additionally, the disclosed use of different materials for each of the wafers can cause potentially adverse consequences due to the different thermal coefficients of expansion of the materials when the package is manufactured using heat as disclosed.

[0006] A relatively simple process that would provide a non-electrical, low temperature method for her-

metically packaging micro devices on or in semiconductor wafers has long been sought. Further, a process has been sought which uses processes that are standard, or close to standard, and presently used in a typical semiconductor laboratory or manufacturing facility.

[0007] Also, in the past, making electrical contact to the packaged devices was difficult because existing methods did not provide a wafer-to-wafer seal that allows the electrical conductor to pass through the wafer package itself without the use of epoxy, grommets, or sealing rings in the through holes around the wires. The previous sealing techniques, besides being very small and difficult to implement, were subject to leaking because of the flexing of the wire in the seal, which would open the seal.

DISCLOSURE OF THE INVENTION

[0008] The present invention provides a microcap wafer-level package in which a micro device is connected to bonding pads on a base wafer. A peripheral pad on the base wafer encompasses the bonding pads and the micro device. A cap wafer has gaskets formed thereon. Bonding pad gaskets match the perimeters of the bonding pads, and a peripheral pad gasket matches the peripheral pad on the base wafer. Wells are located inside the perimeters of the bond pad gaskets and are formed to a predetermined depth in the cap wafer. The cap wafer is then placed over the base wafer so as to bond the gaskets to the pads and form a hermetically sealed volume between the bonding pad gaskets and the peripheral pad gasket. The cap wafer is thinned to form a "microcap". Essentially, the microcap is thinned below the predetermined depth until the wells become through holes that provide access to the bonding pads inside the package, but outside the hermetically sealed volume, for conductors from a micro device utilizing system. This arrangement assures a highly reliable hermetic seal for the wafer-level package, which allows electrical connections without passing through a seal. Further, this process permits the wafers to be made thinner than previously practical because it forms the microcap in situ and avoids the handling of the fragile microcap during assembly.

[0009] The present invention provides an electrical or mechanical device in a wafer-level, chip-scale package that hermetically seals the semiconductor device while providing electrical or thermal connection through one of the wafers.

[0010] The present invention further provides a device in a wafer-level, chip-scale package that allows an electrical connection to the device to be made through the wafer sealing the package itself.

[0011] The present invention further provides a device in a wafer-level, chip-scale package that allows an electrical connection to the device to be made through openings in a cap wafer to bonding pads which

are individually sealed at the same time the device is sealed.

[0012] The present invention further provides a wafer-level, chip-scale packaging technique utilizing a low-temperature, batch process done at the wafer level 5 which results in a hermetic seal and allows electrical contacts to be made to standard bonding pads on a base wafer.

[0013] The present invention further provides a relatively simple process that results in a hermetic seal for semiconductor devices which does not require high voltages or temperatures.

[0014] The present invention further provides a method of manufacturing a wafer package utilizing process steps and equipment that are standard or close to standard to the processes and equipment used in a typical semiconductor laboratory or manufacturing facility.

[0015] The above and additional advantages of the present invention will become apparent to those skilled in the art from a reading of the following detailed 20 description when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0016]

FIG. 1 shows a cross-section of the microcap wafer-level package of the present invention;

FIGs. 2A through 2F show the process steps for 30 fabricating the microcap wafer-level package of the present invention;

FIGs. 3A through 3C show the process steps for an alternative method of fabricating the microcap wafer-level package of the present invention;

FIG. 4 shows the microcap wafer-level package of the present invention after alternative processing to accommodate a large semiconductor device; and FIG. 5 shows the microcap wafer-level package of the present invention showing alternative positions 40 for an integral integrated circuit

BEST MODE FOR CARRYING OUT THE INVENTION

[0017] Referring now to FIG. 1, therein is shown a cross section of a microcap wafer-level package 10. The microcap wafer-level package 10 has a base wafer 12 with an associated micro device 14, such as an active device like an integrated circuit or a passive device like a sensor. Bonding pads 16 and 18, electrically connected to the micro device 14 by conductive leads (not shown), are also associated with the base wafer 12. Around the perimeter of the base wafer 12 is a peripheral pad 20 which may be deposited at the same time as the bonding pads 16 and 18.

[0018] A peripheral pad seal, or gasket 22, extends between a cap wafer 24 and the peripheral pad 20 on the base wafer 12 and is cold weld bonded to the

peripheral pad 20 to provide a hermetically sealed volume 25 around the micro device 14. The cap wafer 24 can be made of an electronically non-conductive material or a high-resistivity semiconductor material, such as single crystal silicon. Preferably, however, both the base wafer 12 and the cap wafer 24 are made of the same semiconductor material to avoid thermal expansion mismatch problems.

[0019] The cap wafer 24 has through holes 26 and 28 provided therein allowing access to the bonding pads 16 and 18, respectively. The through holes 26 and 28 are from 10 to 500 microns in diameter to allow access for conventional wire bonding tools. Conductors, such as bonding wires 30 and 32, can be respectively wire bonded to the bonding pads 16 and 18 to make the electrical connections to the micro device 14. Bonding pad seals, or gaskets 34 and 36, bond to the respective perimeters of the bonding pads 16 and 18, and the gasket 22 bonds to the peripheral pad 20 to form a hermetically sealed volume 25. The hermetically sealed volume 25 encompasses the micro device 14 and the bonding pad gaskets 34 and 36. Also, electrical connections (not shown) between the micro device 14 and the bonding pads 16 and 18 are within the hermetically sealed volume 25 and do not pass through any gaskets. [0020] The bonding pads 16 and 18, the gaskets 22, 34, and 36, and the peripheral pad 20 in the embodiment shown are of gold; however, other materials can be used without departing from the scope of the present invention. For example, other materials capable of being bonded to each other can be used, such as silicon, indium, aluminum, copper, silver, alloys thereof, and

[0021] Referring now to FIGs. 2A through 2F, therein are shown process steps for manufacturing, the microcap wafer-level package 10 shown in FIG. 1. Hereinafter, all components, which are the same in the various figures, will use the same description and number notations.

compounds thereof.

[0022] FIG. 2A shows the cap wafer 24. A conductive seed layer 48 is deposited through a process such as sputtering or evaporation over the entire well-side surface of cap wafer 24. In the preferred embodiment, the seed layer 48 is of gold. The gold is deposited in a sequence in which an initial deposition of a very thin adhesion layer (not shown) is sputtered. The adhesion layer is of a material to which the seed layer 48 adheres well and that adheres well to the cap wafer 24. In the best mode, the adhesion layer is of a metal such as chromium, nickel-chromium, titanium, or an alloy thereof where the seed layer 48 is gold and the cap wafer 24 is silicon. Then gold is deposited on top of the adhesion layer by sputtering. An exemplary thickness of gold would be 2,000 to 3,000 angstroms (Å). The adhesion layer is used because gold itself does not adhere well directly to silicon. Both layers, however, typically are laid down in a single sputtering or evaporation run using conventional manufacturing equipment.

[0023] A photoresist layer 50 is deposited, exposed and developed in a conventional photolithographic process to produce the pattern openings 52, which define the shapes of the gaskets 22, 34, and 36. It is preferred that thick photoresist lithography be used to create the pattern for the formation of the gaskets 22, 34, and 36. Standard photoresist forms relatively thin layers so a higher viscosity, thick photoresist layer 50 is required. If necessary, multiple layers of the thick photoresist layer 50 are used. The photoresist used to pattern the gaskets 22, 34, and 36 needs to be at least as thick as the final thickness of the gaskets 22, 34, and 36.

[0024] FIG. 2B shows the cap wafer 24 after it has been electroplated using the seed layer 48 as an electrode. The conductive material of the gaskets is deposited in the openings 52 in the photoresist layer 50 on the electrically conductive seed layer 48. The photoresist layer 50 is then removed using a conventional photoresist stripping technique.

[0025] In FIG. 2C, the remaining seed layer 48, 20 which was formerly under the photoresist layer 50, is etched away by a conventional etching process. The gaskets 22, 34, and 36 are reduced in height and thinned by the thickness of the seed layer 48 that is removed. Another thick photoresist layer 54 is deposited 25 to cover the gaskets 22, 34, and 36. Using thick photoresist photolithography, the photoresist layer 54 is patterned and developed to expose the areas of the cap wafer 24 where wells are to be etched.

[0026] FIG. 2D shows the etched cap wafer 24 with the photoresist layer 54 removed. For illustrative purposes only, the cap wafer 24 has an initial thickness in excess of 200 microns. The cap wafer 24 is then etched to form wells 56 and 58 that, for illustrative purposes, are approximately 100 microns deep. Conventional etching processes, such as a dry etch process, may be used to make the wells 56 and 58. One such dry etch process is a plasma-etch process used to etch high aspect ratio channels and vias in deep silicon etching. The process uses an alternating process of etching and depositing a polymer on the etched walls so that there is minimal undercutting in the dry etch process. This process enables very deep etching with little undercutting. The object is to have a deep enough etch so that the depth of the wells 56 and 58 will exceed the final thickness of the cap wafer 24 after processing. If the final thickness of the cap wafer 24 is under 100 microns, the wells 56 and 58 will be 100 microns or deeper.

[0027] In FIG. 2E, the cap wafer 24 is turned over and aligned to match the base wafer 12. The base wafer 50 12 has been processed using conventional manufacturing processes to produce the bonding pads 16 and 18 and the peripheral pad 20. Briefly, an adhesion layer (not shown) is deposited on the base wafer 12 and a conductive material is deposited by sputtering or evaporation. Patterning is done by photolithography, the unwanted conductive material is etched away, and the photoresist is removed. Another approach is by per-

forming the photolithography, depositing the adhesion layer and the conductive material, and then removing the photoresist and the unwanted conductive material to form the bonding pads 16 and 18 and the peripheral pad 20. Channels or wires (not shown) electrically connect the micro device 14 on the base wafer 12 to the bonding pads 16 and 18. The gaskets 34 and 36, respectively, contact the bonding pads 16 and 18 on the base wafer 12 near the perimeters of the bonding pads 16 and 18, and the gasket 22 contacts the peripheral pad 20. The gaskets 34 and 36 are configured to substantially match the perimeters of the respective bonding pads 16 and 18 so that there is at least enough room inside each of the gaskets 34 and 36 for the bonding wires 30 and 32 to be bonded as shown in FIG. 1.

then aligned and compressed together at temperatures up to 350 degrees Centigrade until cold weld bonding occurs. The gasket 22 and the peripheral pad 20 fuse together as do the gaskets 34 and 36 with their respective bonding pads 16 and 18. This provides the completely hermetically sealed volume 25 for the micro device 14.

[0029] In FIG. 2F, after the hermetic sealing is complete, the cap wafer 24 is thinned into a "microcap" using conventional wafer grinding or lapping and polishing techniques so that the wells 56 and 58 become the through holes 26 and 28. The through holes 26 and 28 extend all the way through the cap wafer 24. The microcap wafer-level package 10 is then ready for connection in an micro device utilizing system (not shown). Electrical contact can be made to the bonding pads 16 and 18 on the base wafer 12 by bonding wires 30 and 32 using conventional, bonding techniques, such as ball or wedge bonding. This has the advantage of applying the bonding forces on the relatively thick base wafer 12.

[0030] Refening now to FIGs. 3A through 3C, therein are shown various stages of an alternative mode of manufacturing the microcap wafer-level package 10 shown in FIG. 1.

In Fig. 3A, the cap wafer 24 is patterned for [0031] wells 56 and 58 using conventional photolithographic techniques. Again, for illustrative purposes only, the cap wafer 24 has an initial thickness in excess of 200 microns. The cap wafer 24 is then etched to form wells 56 and 58 that, for illustrative purposes, are approximately 100 microns deep. Conventional etching processes as previously described may be used to make the wells 56 and 58. Again, the object is to have a deep enough etch so that the depth of wells 56 and 58 will exceed the final thickness of the cap wafer 24 after processing. If the wells 56 and 58 are 100 microns deep, the final thickness of the cap wafer 24 must be under 100 microns so the wells 56 and 58 will form through holes when the final thickness is reached.

[0032] In FIG. 3B, the seed layer 48 is deposited through a process such as sputtering over the entire cap wafer 24 and in the wells 56 and 58. Where the

seed layer 48 is of gold, it is deposited in a sequence in which an initial deposition of a very thin adhesion layer (not shown) is sputtered. Again, the adhesion layer is of a metal such as chromium, nickel-chromium, titanium or any other metal that adheres well to the cap wafer 24 which is silicon and to the gasket material which is gold. Then gold is deposited on top of the adhesion layer by sputtering. An exemplary thickness of gold would be 2,000 to 3,000 Å. Both layers typically are laid down in a single sputtering run using conventional manufacturing equipment.

[0033] Also, a photoresist layer 50 is deposited, exposed and developed in a conventional photolithographic process to produce the pattern openings 52 which define the shapes of the gaskets 22, 34, and 36. It is preferred that thick photoresist lithography be performed to create the pattern for the formation of the gaskets 22, 34, and 36. The photoresist used to pattern the gaskets 22, 34, and 36 needs to be at least as high as the gaskets 22, 34, and 36 are going to be thick. Further, it must fill the wells 56 and 58 in as few layers as possible to avoid the formation of bubbles between the layers of thick photoresist. Multiple layers of thick photoresist may be used so that the photoresist thickness on the surface of the cap wafer 24 is more uniform.

[0034] FIG. 3C shows the cap wafer 24 after it has been electroplated using the seed layer 48 as an electrode. The conductive material of the gaskets 22, 34, and 36 is deposited at the openings 52 on the electrically conductive seed layer 48 exposed through the photoresist layer 50. The photoresist layer 50 is then removed using a conventional photoresist stripping technique.

[0035] The cap wafer 24 is then ready to be turned over and bonded to the base wafer 12 as shown in FIG. 2E, and the rest of the process is the same.

[0036] Referring now to FIG. 4, therein is shown a microcap wafer-level package 60 where a cap wafer 62 has been etched to accommodate a relatively tall, or thick, micro device 64 on the base wafer 12. Accordingly, the gap between the cap wafer 62 and the micro device 64 can be adjusted by adding a step where the recess 66 is defined by a process such as etching in the cap wafer 62 directly above the micro device 64. The additional etching can be performed using a conventional dry etch process to accommodate micro devices that are relatively high or that need to be packaged in as small a package as possible. The thickness of the cap wafer 62 is thereby reduced near the recess 66. This also allows for the use of gaskets 22, 34, and 36 that are shorter than the thickness of the micro device 64 resulting in the use of less material, such as gold, and allowing the use of a more conventional photoresist lithography process.

[0037] Referring now to. FIG. 5, therein is shown a 55 microcap wafer-level package 70 having a cap wafer 72 and a base wafer 74. Since the wafers are silicon, they can be easily processed using conventional semicon-

ductor manufacturing processes to form the integrated circuits 76 and 78, respectively, in the cap wafer 72 and/or the base wafer 74. Since the gaskets 34 and 36 are made of a conductive material, the integrated circuit 76 is easily electrically connectable through them to the bonding pads 16 and 18 either by retaining portions of the conductive seed layers or by forming polysilicon channels on the cap wafer 72. The integrated circuit 78 in the base wafer 74 is connectable in the same manner as the micro device 14.

[0038] It should be noted that a gap is shown between the cap wafer 24 and the micro device 14. The present invention can be used to accommodate devices whether or not such a gap is necessary. For example, for some applications such as some sensors or filters, an air gap above the device is required for the device to work properly. Similarly, if a device comprises a mechanical device and moving parts that need to be free moving as in an accelerometer or pressure sensor, then a gap may be required. In the case of integrated circuit devices, for example, the gap may not be required. The distance of the gap can be controlled by a combination of how high the gaskets are plated and how much pressure is applied to combine the cap wafer 24 with the base wafer 12 by compressing the gaskets thereby avoiding the need for multi-layered gaskets.

[0039] It will be appreciated by those skilled in the art that the present invention has applicability in any situation requiring wafer level packaging. The present invention can be used to package integrated circuits, filters, pressure sensors, accelerometers, different types of mechanical calorimeters, and other devices.

shown and described with respect to each microcap wafer-level package, it will be apparent to those skilled in the art that the methods described allow for wafer-level manufacturing of a plurality of microcap wafer-level packages at a time. The processes described can be implemented to all the micro devices on a given wafer. The individual packaged devices can then be cut, or diced, in a conventional manner to provide individual devices that are hermetically packaged.

[0041] Additionally, while the present invention has been described in conjunction with specific embodiments of the best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the foregoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations, which fall within the scope of the present invention as, set forth in the appended claims. All matters set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.

5 Claims

 A method of manufacturing a wafer package comprising: 10

15

25

30

45

providing a first wafer (12), a second wafer (24), and a micro device (14);

forming a bonding pad (16) and a peripheral pad (20) on said first wafer (12), said peripheral pad (20) encompassing said bonding pad (16); forming on said second wafer (24) a first seal (34) substantially matching the perimeter of said bonding pad (16) and a second seal (22) encompassing said first seal (34) and matching said peripheral pad (20);

said peripheral pad (20); forming a well (56) in said second wafer (24); bonding said first and said second wafers (12, 24) together using said first and said second seals (34, 22) and said bonding and peripheral pads (16, 20) to form a hermetically sealed volume (25) therebetween, said second wafer (24) positionable with said well (56) over said bonding pad (16), and said micro device (14) in said hermetically sealed volume (25) between said seals (34, 22); and removing a portion of said second wafer (24)

removing a portion of said second wafer (24) whereby said well (56) becomes a through hole (26) in said second wafer (24), said through hole (26) open to said bonding pad (16) on said first wafer (12).

2. The method of manufacturing a wafer package as claimed in claim 1 wherein forming said first and said second seals (34, 22) includes:

forming a seed layer (48) on said second wafer (24);

processing said seed layer (48) to leave a sealpatterned photoresist (50) thereon;

depositing said seals (34, 22) on said seed layer (48) using said seal-patterned photoresist (50);

removing said seal-patterned photoresist (50); and

removing said seed layer (48) formerly under 40 said seal-patterned photoresist (50).

3. The method of manufacturing a wafer package as claimed in claim 1 or 2 wherein forming said well (56) in said second wafer (24) includes:

processing said second wafer (24) to leave a well-patterned photoresist (54) thereon; forming a well (56) of a predetermined depth in said second wafer (24) using said well-patterned photoresist (54); and removing said well-patterned photoresist (54).

4. The method of manufacturing a wafer package as claimed in one of the preceding claims wherein:

bonding is performed at a low temperature under compression whereby said first seal (34)

is cold weld bonded to said bonding pad (16) and said second seal (22) is cold weld bonded to said peripheral pad (20).

5. The method of manufacturing a wafer package as claimed in one of the preceding claims including:

placing said wafer package (10) in a micro device utilizing system; and connecting said micro device utilizing system and said bonding pad (16) on said first wafer (12).

6. The method of manufacturing a wafer package as claimed in one of the preceding claims including:

defining a recess (66) in one of said wafers (12, 24) whereby a tall micro device (64) can be accommodated.

7. The method of manufacturing a wafer package as claimed in one of the preceding claims wherein:

providing said micro device (76, 78) includes processing at least one of said first and said second wafers (72, 74) to form said micro device (76, 78) therein.

8. The method of manufacturing a wafer package as claimed in one of the preceding claims wherein:

forming said first and said second seals (34, 22) forms said seals (34, 22) using a material selected from a group consisting of gold, silicon, indium, aluminum, copper, silver, an alloy thereof, and a compound thereof.

55




FIG. 1




FIG. 2A




FIG. 2B





FIG. 2C






FIG. 2E




FIG. 2F




FIG. 3A




FIG. 3B




FIG. 3C





FIG. 4



Docket # 28PINFN 10356
Applic. #
Applicant: deus-forgtimeda
Lerner and Greenberg, P.A. Post Office Box 2480

Hollywood, FL 33022-2480 Tel: (954) 925-1100 Fax: (954) 925-1101

FIG. 5

10